L Number	Hits	Search Text	DB	Time stamp
37	27425	chalcogenide or GeSbTe or (phase adj	USPAT;	2003/04/29 16:13
		change)	US-PGPUB	1
38	10	(chalcogenide or GeSbTe or (phase adj	USPAT;	2003/04/29 16:13
		change)) and HSG	US-PGPUB	
39	11844	chalcogenide or GeSbTe or (phase adj	EPO; JPO;	2003/04/29 16:13
		change)	DERWENT;	1
			IBM TDB	1
40	0	(chalcogenide or GeSbTe or (phase adj	EPO; JPO;	2003/04/29 16:13
		change)) and HSG	DERWENT;	
			IBM TDB	1

US-PAT-NO: 6461967

DOCUMENT-IDENTIFIER: US 6461967 B2

TITLE:

Material removal method for forming a structure

----- KWIC -----

is a region of **chalcogenide** material that has a resistance which is programmable by an electrical charge passed through the ovonic cell. Generally, the ovonic cell is formed by etching out an opening from a volume of An ovonic cell material, and thereafter depositing the **chalcogenide** material into the opening. As a high charge density is most suitable for programming the ovonic cell, it The opening As an example of one such shaped structure which is in need of being formed is conventionally patterned with photolithography. It would be desirable to is desirable that the opening be formed with a small cross-sectional area, find a commercially feasible method of forming the opening with a width which serves to increase the density of a charge applied thereto. with reduced size is an ovonic cell of a programmable resistor. narrower than about 0.2 microns.

form a shaped opening. Etching process parameters, such as the duration of the In one example silicon-containing material, a selected portion of the polysilicon layer that is not implanted up to the threshold concentration of ions is etched away to of the use of a shaped opening, an ovonic cell of a programmable resistor is As a result of the etching process which is selective to implanted formed by filling the shaped opening with chalcogenide material. etch, can also be varied to further tailor the shaped opening.

9 is a cross-sectional view of the semiconductor wafer of FIG. 8,

04/29/2003, EAST Version: 1.03.0002

a programmable resistor formed in the shaped showing chalcogenide material of of FIG. opening

a further procedure of the fourteenth method of the present invention polysilicon layer and in which HSG polysilicon is deposited on the inner and outer faces of a free-standing wall formed thereby. FIG. 68 is a cross-sectional view of the semiconductor wafer of FIG. 66, silicon-containing material to remove the unimplanted inner portion of the in which an etching process is conducted which is selective to implanted

in meets the need for forming chalcogenide programmable resistors in a hole having One application of the use of the embodiment of FIGS. 7 through 9 of forming The material deposited hole 36 in this embodiment comprises ovonic chalcogenide material, and forms shaped openings to form a hard mask is shown in FIG. 9, wherein polysilicon plug 38 suitable for use in a programmable resistor. This embodiment thus layer 14 has been removed, and the further procedures of depositing and patterning a material in hole 36 has been conducted. sub-photolithography resolution dimensions.

material, as in the embodiment of FIG. 9 in the first method, to form an ovonic polysilicon structure 54 is removed to form a shaped opening. In forming the resulting shaped opening, illustrated in the form of a hole 64, is suitable process that etches polysilicon selective to silicon dioxide layer 62. The shaped opening, shaped polysilicon structure 54 is removed with an etching making contact between underlying silicon substrate 42 and the surface of silicon dioxide layer 62. Hole 64 could also be filled with chalcogenide In a further alternative embodiment also shown in FIG. 19, shaped programmable resistor. cell of a

A dielectric illustrated in FIG. 42, conventional process flow is initially followed semiconductor substrate is provided in the form of a semiconductor wafer 180. Semiconductor wafer 180 is formed with a silicon substrate 190 thereon, upon which is formed active regions 180a adjoined by gate regions 182. the ninth method until gate regions are formed. As shown,

layer serves as both a hard mask for an ion implantation process and as an etch Silicon dioxide hard mask layer, such as a silicon nitride hard mask layer 186. The hard mask and could comprise HSG polysilicon. Above polysilicon layer 184 is formed a Polysilicon layer 184 is formed of intrinsic polysilicon as described above, layer such as a TEOS layer 182a is formed over active regions 180a and gate A polysilicon layer 184 is deposited over TEOS layer 182a. barrier for a subsequently conducted height reduction process. is also a suitable material for forming the hard mask layer.

Once the ion implantation operation is conducted, the etching process is conducted which is selective to implanted silicon-containing material of the present invention. The etching process is conducted substantially in the same manner as described above for the first method. Consequently, the unimplanted structures 194 can be designed to have a relatively small surface area contact HSG or CSG polysilicon may also be deposited on the surface of conical structures 194 seen in FIG. 45. Conical structures 194 are free-standing and to active region 180a, and are suitable for use as stacked capacitor storage preferably have an aspect ratio greater than about 2 to 1. As such, conical polysilicon of first polysilicon layer 184 is removed, leaving conical structures 194 so as to increase the surface area thereof.

of The surface of the stacked capacitor storage node is, under the fourteenth surface of the stacked capacitor storage node can be roughened after removal Roughening the surface of polysilicon layer 320 results in a greater surface area per square centimeter than a non-roughened surface, thereby increasing Summarily, this comprises depositing a thin undoped or lightly doped layer photoresist plug 328, while either of both the inner and outer surfaces of polysilicon layer 320 can be roughened after formation of open space 330. polysilicon layer 320. The HSG polysilicon or CSG polysilicon layer is preferably deposited selectively with CVD in a manner known in the art. charge retention of the completed capacitor. The roughened surface is preferably obtained by depositing a layer of hemispherical grain (HSG) polysilicon or cylindrical grain polysilicon (CSG) on the surface of method, roughened in order to increase the surface area thereof.

amorphous silicon over polysilicon layer 20 and subsequently applying a high pressure and temperature. The high pressure and temperature result in a nucleation of the amorphous silicon layer into discrete grains.

L Number	Hits	Search Text	DB	Time stamp
2	999	(USPAT;	2003/04/29 11:28
		change)) and (interfacial or adhesion) and	US-PGPUB	
		(dielectric or insulating or insulative or		
1		insulator)		
3	908	(USPAT;	2003/04/29 11:42
j		change)) and (interfacial or adhesion) and	US-PGPUB	
		(dielectric or insulating or insulative or	ļ	
4	478	insulator)) and @ad<=20011231 (((chalcogenide or GeSbTe or (phase adj	USPAT;	2003/04/29 11:42
4	470	change)) and (interfacial or adhesion) and	US-PGPUB	2003/04/29 11.42
	1	(dielectric or insulating or insulative or	OS IGIOS	
		insulator)) and @ad<=20011231) and		
		(polysilicon or silicon or HSG)		
5	18	(chalcogenide or GeSbTe or (phase adj	EPO; JPO;	2003/04/29 11:58
		change)) and (interfacial or adhesion) and	DERWENT;	
1		(dielectric or insulating or insulative or	IBM TDB	
Ì		insulator)	_	
¦ 8	1393	438/93-95,398,602.ccls.	USPAT;	2003/04/29 11:53
			US-PGPUB	
9	1263	438/93-95,398,602.ccls. and @ad<=20011231	USPAT;	2003/04/29 11:42
1.0	1010	(420/02 05 000 600 3	US-PGPUB	0000/04/00 11 43
10	1010	(438/93-95,398,602.ccls. and	USPAT;	2003/04/29 11:43
		@ad<=20011231) and (polysilicon or silicon	US-PGPUB	
11	44	or HSG) ((438/93-95,398,602.ccls. and	USPAT;	2003/04/29 12:00
11	44	@ad<=20011231) and (polysilicon or silicon	US-PGPUB	2003/04/23 12:00
		or HSG)) and (chalcogenide or GeSbTe or	OD TOTOD	
	ĺ	(phase adj change))		
16	87		USPAT;	2003/04/29 12:06
		GeSbTe)	US-PGPUB	

2001-126796 DERWENT-ACC-NO:

200114 DERWENT-WEEK: COPYRIGHT 1999 DERWENT INFORMATION LTD

TITLE:

Phase change type magneto-optical disk has transparent layer made of silicon, carbon, oxygen, nitrogen, where sum of atom percentage of each element is equal to cent

percent

KYOCERA CORP[KYOC] PATENT-ASSIGNEE: PRIORITY-DATA: 1999JP-0022113 (January 29, 1999)

PATENT-FAMILY:

LANGUAGE PUB-DATE MAIN-IPC PUB-NO

August 11, 2000

JP 2000222789 A 011/10 APPL-DESCRIPTOR JP200022789A

APPLICATION-DATA:

PUB-NO

APPL-NO 1999JP-0022113

January 29, 1999

APPL-DATE

G11B

900

N/A

PAGES

G11B011/10 G11B007/24, INT-CL (IPC):

ABSTRACTED-PUB-NO: JP2000222789A

BASIC-ABSTRACT:

NOVELTY - The transparent **dielectric** layer (2) formed on resin substrate (1) made of Sia, Cb, Oc and Nd, where a=3.7-4.7 atom%, b=3-9 atom%, c=6-18 atom%, d=26-54 atom% such that overall atom% that is a+b+c=100 atom%

recording layer (3), another transparent dielectric layer (4) and reflex layer (5) are laid sequentially on transparent resin substrate (1). DETAILED DESCRIPTION - A transparent dielectric layer (2), a magneto-optical

USE - Phase change type magneto-optical disk.

ADVANTAGE - Since adhesion of transparent dielectric layer on transparent resin substrate is high, carrier-to-noise ratio and Kerr-rotation angle are improved

DESCRIPTION OF DRAWING(S) - The figure shows the fragmentary sectional view of magneto-optical disk.

resin substrate 1

transparent dielectric layers 2,4

magneto-optical recording layer 3

reflex layer 5

CHOSEN-DRAWING: Dwg.1/2

SILICON CARBON OXYGEN NITROGEN SUM ATOM PERCENTAGE ELEMENT EQUAL TITLE-TERMS: PHASE CHANGE TYPE MAGNETO OPTICAL DISC TRANSPARENT LAYER MADE CENT

DERWENT-CLASS: LO3 TO3 WO4

04/29/2003, EAST version: 1.03.0002

L03-B05F; L03-G04B; CPI-CODES: T03-D01A1A; T03-D01A3E; W04-D01A; EPI-CODES:

C2001-037050 N2001-093542 SECONDARY-ACC-NO: CPI Secondary Accession Numbers: Non-CPI Secondary Accession Numbers:

DERWENT-ACC-NO: 1999-105863

DERWENT-WEEK: 200037

COPYRIGHT 1999 DERWENT INFORMATION LTD

TITLE:

Diamond like carbon outer coating for optical recording chamber onto a composite optical phase change recording media - is ion beam deposited in a vacuum deposition layer

U INVENTOR: BROWN, D W; MAHONEY, L J ; PETRMICHL, R H ; THEAR, E

DIAMONEX INC[MONS] , MONSANTO CO[MONS] PATENT-ASSIGNEE:

PRIORITY-DATA: 1997US-0886922 (July 2, 1997)

			B32B		B29D		
	PAGES		020		000		
	LANGUAGE		СZ		N/A		
	PUB-DATE		January 14, 1999		July 11, 2000		
PATENT-FAMILY:	PUB-NO	MAIN-IPC	WO 9901277 A1	003/00	US 6086796 A	017/00	

SEDESIGNATED-STATES: CA JP AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT

March 31, 1998 APPL-DATE 1998WO-US06506 APPL-NO APPL-DESCRIPTOR N/A APPLICATION-DATA: WO 9901277A1 PUB-NO

July 2, 1997

INT-CL (IPC): B29D017/00, B32B003/00, B32B003/02

N/A

US 6086796A

ABSTRACTED-PUB-NO: US 6086796A

BASIC-ABSTRACT:

A method (I) for producing protective coatings on a recording media surface for diamond like carbon (DLC) outer layer of 450 Angstroms maximum thickness on the recording layer in an evacuated deposition vacuum chamber; and (c) increasing near-field optical head devices comprises: (a) depositing a composite optical phase-change recording layer onto a structure; (b) ion beam depositing the chamber pressure to atmosphere pressure.

adhesion-promoting interlayer onto the dielectric in a vacuum chamber prior to Also claimed is a method similar to (I) further comprising depositing firstly the deposition of the DLC layer where the combined maximum thickness of DLC dielectric interlayer onto the recording layer and secondly an layer, and both interlayers is 500 Angstroms. USE - Used for optical recording media, particularly those having a near-field optical head device used in optical read/write apparatus. ADVANTAGE - The protective outer layer is highly adherent with greatly improved method allows mass deposition at low cost of such coatings. The coating has improved lifetime, high density and extreme surface smoothness and has high resistance to wear, abrasion, corrosion and environmental durability. reproducibility of thickness and uniformity.

ABSTRACTED-PUB-NO: WO 9901277A

EOUIVALENT-ABSTRACTS:

diamond like carbon (DLC) outer layer of 450 Angstroms maximum thickness on the A method (I) for producing protective coatings on a recording media surface for near-field optical head devices comprises: (a) depositing a composite optical recording layer in an evacuated deposition vacuum chamber; and (c) increasing phase-change recording layer onto a structure; (b) ion beam depositing the chamber pressure to atmosphere pressure.

Also claimed is a method similar to (I) further comprising depositing firstly a adhesion-promoting interlayer onto the dielectric in a vacuum chamber prior to the deposition of the DLC layer where the combined maximum thickness of DLC dielectric interlayer onto the recording layer and secondly an layer, and both interlayers is 500 Angstroms.

USE - Used for optical recording media, particularly those having a near-field optical head device used in optical read/write apparatus.

ADVANTAGE - The protective outer layer is highly adherent with greatly improved method allows mass deposition at low cost of such coatings. The coating has improved lifetime, high density and extreme surface smoothness and has resistance to wear, abrasion, corrosion and environmental durability. reproducibility of thickness and uniformity.

CHOSEN-DRAWING: Dwg.1/3

DEPOSIT VACUUM DEPOSIT CHAMBER COMPOSITE OPTICAL PHASE CHANGE TITLE-TERMS: DIAMOND CARBON OUTER COATING OPTICAL RECORD MEDIUM ION BEAM RECORD LAYER

DERWENT-CLASS: LO3 P73

CPI-CODES: L03-G04B; L03-J;

UNLINKED-DERWENT-REGISTRY-NUMBERS: 1669U; 1776U

SECONDARY-ACC-NO: CPI Secondary Accession Numbers: Non-CPI Secondary Accession Numbers:

C1999-031627 N1999-076382

US-PAT-NO: 6512241

DOCUMENT-IDENTIFIER: US 6512241 B1

TITLE: Phase change material memory device

----- KWIC -----

A phase change memory with a very limited area of contact between the lower electrode and the **phase change** material may be formed by defining a closed geometric structure for the lower electrode. The lower electrode may then be covered. The covering may then be opened in a very narrow strip extending across the closed geometric shape using phase shift masking. A phase change material may be formed in the opening. Because the opening effectively bisects the closed geometric structure of the lower electrode, two very small contact areas may be created for contacting the lower electrode to the phase change material.

Phase change material memory device

This invention relates generally to electronic memories and particularly to electronic memories that use **phase change** material.

Phase change materials may exhibit at least two different states. The states may be called the amorphous and crystalline states. Transitions between these states may be selectively initiated. The states may be distinguished because the amorphous state generally exhibits higher resistivity than the crystalline state. The amorphous state involves a more disordered atomic structure. Generally any phase change material may be

utilized. In some embodiments, however, thin-film chalcogenide alloy materials may be particularly suitable.

The **phase change** may be induced reversibly. Therefore, the memory may change from the amorphous to the crystalline state and may revert back to the amorphous state thereafter, or vice versa, in response to temperature changes. In effect, each memory cell may be thought of as a programmable resistor, which reversibly changes between higher and lower resistance states. The **phase change** may be induced by resistive heating.

A variety of **phase change** alloys are known. Generally, chalcogenide alloys contain one or more elements from Column VI of the periodic table. One particularly suitable group of alloys is the GeSbTe alloys.

A <u>phase change</u> material may be formed within a passage or pore through an insulator. The <u>phase change</u> material may be coupled to upper and lower electrodes on either end of the pore.

Ideally, the area of contact between the lower electrode and phase change
material should be made as small as possible. This is because the resistance is a function of the contact area. Generally, the smaller the contact area, the higher the resistance. Higher resistance means more effective heating for this same electrical current. Ideally, the minimum amount of electrical current is supplied to each device to make the memory as power conserving as possible.

Thus, there is a need for better ways to reduce the effective size of the lower electrode in **phase change** memories.

Referring to FIG. 1, a **phase change** memory cell 10 may be formed on the substrate 12 that, in one embodiment, may be a silicon substrate. A buried conductive layer 13 may be formed in a substrate 12. In one embodiment, the buried conductive layer 13 may act as a row or column of a memory array.

A phase change material 20 may contact the upper edges of the sides 16a of the lower electrode 16. An upper electrode 22 may be defined over the phase change material 20. A portion of the upper electrode 22 and the phase change material 20 may rest over a glue layer including a conductive material 28 and an insulator 26. The conductive material 28 may be polysilicon and the insulator 26 may be an oxide in one embodiment of the present invention.

Thus, referring to FIG. 2, the upper electrode 22 may be defined over a region covered by the conductive layer 28 that may act as part of a glue layer to adhere the phase change material 20. The lower electrode 22 and the phase change material 20 extend from an upper plateau defined by the glue layer, downwardly through an opening 30 in the glue layer to make direct electrical contact with the lower electrode 16. In this case, the lower electrode 16 may be can-shaped, defining a closed geometrical edge, only a small portion of which makes electrical contact with the phase change material 20.

As shown in FIG. 6, an insulator layer 26, such as an oxide layer, may be defined over the resulting structure shown in FIG. 5. Thereafter, a glue layer 28 may be formed to improve the adhesion between a phase change material (yet to be formed) and the rest of the structure. In one embodiment, the layer 28

may be polysilicon.

As a result, only a very small region 16c (which may be square) of the electrode 16 is exposed through the opening 30. One of the exposed regions 16c forms a very small electrical contact to the **phase change** material as will be explained next.

Referring to FIG. 9, a **phase change** material 20, such as a chalcogenide, may be formed over the resulting structure. Next, a conductive material may be formed over the entire structure to eventually form the upper electrode 22. Then, the **phase change** material 20 and the upper electrode 22 may be masked and

etched to form the structure shown in FIGS. 1 and 2.

It may be appreciated that a very small contact 16c may be defined in this way. In fact, the size of the region 16c may be smaller than the minimum feature size available with lithographic techniques. This may greatly increase the resistance of the resulting contact and may improve the performance of the phase change memory in some embodiments.

- 1. A <u>phase change</u> memory comprising: an electrode on said substrate, said electrode having a substantially planer surface with a closed geometric shape; a layer covering substantially all of the closed geometric shape with the exception of an exposed portion; and a <u>phase change</u> material contacting said exposed portion.
- 8. The memory of claim 1 wherein said layer includes an adhesion promoting layer.
- 10. The memory of claim 9 including an opening through said <u>adhesion</u> promoting layer and said insulator to form said exposed

portion.

- 11. A memory comprising: an electrode having a length; a layer over said electrode; an opening through said layer to expose only a portion of said electrode, said opening extending across the length of said electrode generally transverse to the length of said electrode; and a phase
 change
 material over
 said layer and extending through said opening to contact said electrode.
- 15. The memory of claim 11 wherein said layer includes an adhesion promoting material.
- 16. The memory of claim 15 wherein said layer includes an insulating material under said **adhesion** promoting material.

Þ	1 [1	Document ID	Issue Date	Pages	Title	Current OR
	Ø	US 20030047762 Al	20030313		Phase change material memory device	257/276
	Ø	US 20030047727 A1	20030313	Ø	USING SELECTIVE DEPOSITION TO FORM PHASE-CHANGE MEMORY CELLS	257/3
	☒	US 20030041452 A1	20030306	16	Filling plugs through chemical mechanical polish	29/852
	☒	us 20030015722 A1	20030123	36	and methood semicond and deviced a radiant	257/103
	☒	US 20030001242 A1	20030102	30	Adhesive material for programmable device	257/646
	☒	US 20020181915 A1	20021205	37	Apparatus for generating an oscillating reference signal and method of manufacture therefore	385/131
	Ø	us 20020179936 A1	20021205	22	Structure and method for fabricating semiconductor structures and devices which include quaternary chalcogenides	257/200
	☒	US 20020080647 A1	20020627	23	Metal structure for a phase-change memory device	365/175
	Ø	US 20020045323 A1	20020418 (64	Method for making programmable resistance memory element	438/382
	Ø	us 20020039306 A1	20020404	(25)	Single level metal memory cell using chalcogenide cladding	365/100

	Current XRef	Retrieval Classif	Inventor	w	υ	Д	8	m	4	D.	Image Doc. Displayed	PT
1	257/751; 257/758; 257/763; 257/773		Lowrey, Tyler A.	Ø							US 20030047762	
2	57/2 57/4 38/9		Chiang, Chien	×							US 20030047727	
3	8/6 8/6		Sinha, Nishant	☒							US 20030041452	
4			Chason, Marc et al.	×							us 20030015722	
5			Lowrey, Tyler A. et al.	Ø							us 20030001242	
9	385/14		Craig, Ronald A. et al.	Ø							US 20020181915	
7			Droopad, Ravindranath	×							US 20020179936	
8			Chiang, Chien et al.	Ø							US 20020080647	
6			Lowrey, Tyler et al.	Ø							US 20020045323	
10			Lowrey, Tyler A.	Ø							us 20020039306	

	D	1 [1]	Document ID	Issue Date	Pages	Title	Current OR
11		Ø	us 20020036931 A1	20020328	40	Electrically programmable memory element with reduced area of contact and method for making same	365/200
12		☒	US 20010049074 A1	20011206	23	ion recording al recording	430/270.13
13		☒	US 6545287 B2	20030408	æ	Using selective deposition to form phase-change memory cells	257/3
14		Ø	US 6512241 B1	20030128	9	Phase change material memory device	257/4
15		\boxtimes	US 6500733 B1	20021231	24	Synthesis of layers, coatings or films using precursor layer exerted pressure containment	438/459
16		Ø	US 6495067 B1	20021217	28		252/299.61
17		⋈	US 6445675 B1	20020903	15	Phase change optical recording medium and process for manufacturing same	369/275.2
18		Ø	US 6404665 B1	20020611	25)	Compositionally modified resistive electrode	365/100

	Current XRef	Retrieval Classif	Inventor	တ	υ	Ωι	7	m	4	ഹ	Image Doc. Displayed	PT
11			Lowrey, Tyler et al.	Ø							US 20020036931	
12	369/275.2; 369/275.5; 428/64.6; 430/945		Ohno, Takashi et al.	×							US 20010049074	
13	57/2 57/2 38/9		Chiang, Chien	⊠							US 6545287	
14	257/3		Lai, Stefan K.	Ø							US 6512241	
15	56/2 19/4 38/4 38/7		Stanbery, Billy J.	⊠							us 6500733	
16			Ono, Michio	☒							US 6495067	
17	69/28 28/64 30/27		Ebina, Atsushi et al.	Ø							US 6445675	
18	57/3 57/4 57/5 57/5 65/1		Lowrey, Tyler A. et al.								US 6404665	

	Þ	1 1 7	Document ID	Issue Date	Pages	Title	Current OR
0		⊠	US 6350946 B1	20020226	5 8 8	Photoelectric conversion device and photoelectric cell	136/252
50		⊠	US 6312779 B1	20011106	27	Information recording medium and information recording/reproducing apparatus	428/64.1
2.1		⊠	US 6141315 A	20001031	13	Phase change optical recording medium containing oxygen and process for manufacturing the same	369/275.2

	Current XRef		Retrieval Classif	Inventor	អ	w	υ	Δı	8	m	4	- C	Image Doc. Displayed	PŢ
19	run			Miyake, Kiyoteru	u et al.							Б	US 6350946	
20	69/2 69/2 28/6 28/6 28/9 30/2 30/9	15		Hirotsune, Akemi	ni et al.	⊠					П		US 6312779	
21	430/273.1			Ebina, Atsushi	et al.	Ø						D	US 6141315	

04/29/2003, EAST Version: 1.03.0002

	n	1 [1	DC	Document ID	Issue Date	Pages	Title	Current OR
1		×	편 다	1178477 A	20020206		Phase change optical recording medium has recording layer with material containing oxygen content of specific atomic percentage with respect to recording layer	,
2		×	JP A	2000222789	20000811	9	Phase change type magneto-optical disk has transparent layer made of silicon, carbon, oxygen, nitrogen, where sum of atom percentage of each element is equal to cent percent	
8		×	ns (6086796 A	19990114	13	like c for op is ion cuum de onto a phase ng laye	
4		×	표 역	874361 A	20020903	13	Phase change optical recording medium - comprises substrate, transparent dielectric layer, recording layer comprising material containing oxygen and further transparent dielectric layer	
D.		Ø	다	779614 A	19970618	0	Phase change optical recording medium - uses light irradiation to change the phase of the recording layer during reading, writing, or erasure	

	Current XRef	Retrieval Classif	Inventor	w	υ	Q ₄	8	m	4	2	Image Doc. Displayed	PŢ
1			EBINA, A et al.	. 🛛							EP 1178477 A1	
2				×							JP 2000222789 A	
_ &			BROWN, D W et al.	Ø							9679809 SN	
4			EBINA, A et al.	⊠							US 6141315	
വ			ADACHI, K et al.	⊠							US 5912103	